![Proceedings | Free Full-Text | Analysis of pn Junction Deep Trench Isolation with SU-8/SiO2-Liner Passivation in a Linear Butt-Coupled 3D CMOS Si Photodetector Array Proceedings | Free Full-Text | Analysis of pn Junction Deep Trench Isolation with SU-8/SiO2-Liner Passivation in a Linear Butt-Coupled 3D CMOS Si Photodetector Array](https://www.mdpi.com/proceedings/proceedings-01-00557/article_deploy/html/images/proceedings-01-00557-g001.png)
Proceedings | Free Full-Text | Analysis of pn Junction Deep Trench Isolation with SU-8/SiO2-Liner Passivation in a Linear Butt-Coupled 3D CMOS Si Photodetector Array
![Sensors | Free Full-Text | Deep Trench Isolation and Inverted Pyramid Array Structures Used to Enhance Optical Efficiency of Photodiode in CMOS Image Sensor via Simulations Sensors | Free Full-Text | Deep Trench Isolation and Inverted Pyramid Array Structures Used to Enhance Optical Efficiency of Photodiode in CMOS Image Sensor via Simulations](https://www.mdpi.com/sensors/sensors-20-03062/article_deploy/html/images/sensors-20-03062-g001.png)
Sensors | Free Full-Text | Deep Trench Isolation and Inverted Pyramid Array Structures Used to Enhance Optical Efficiency of Photodiode in CMOS Image Sensor via Simulations
![Next generation of Deep Trench Isolation for Smart Power technologies with 120 V high-voltage devices - ScienceDirect Next generation of Deep Trench Isolation for Smart Power technologies with 120 V high-voltage devices - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S0026271410003902-gr1.jpg)
Next generation of Deep Trench Isolation for Smart Power technologies with 120 V high-voltage devices - ScienceDirect
![Fabrication process flow. (a) Si deep trench etching. (b) Deposited SiO... | Download Scientific Diagram Fabrication process flow. (a) Si deep trench etching. (b) Deposited SiO... | Download Scientific Diagram](https://www.researchgate.net/publication/266205803/figure/fig5/AS:614081664925707@1523419886970/Fabrication-process-flow-a-Si-deep-trench-etching-b-Deposited-SiO-2-bridges-over.png)
Fabrication process flow. (a) Si deep trench etching. (b) Deposited SiO... | Download Scientific Diagram
![Parasitic Suppression in 2D Smart Power ICs Using Deep Trench Isolation: A Simulation Study | SpringerLink Parasitic Suppression in 2D Smart Power ICs Using Deep Trench Isolation: A Simulation Study | SpringerLink](https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs40009-019-00830-0/MediaObjects/40009_2019_830_Fig1_HTML.png)
Parasitic Suppression in 2D Smart Power ICs Using Deep Trench Isolation: A Simulation Study | SpringerLink
![Deep Trench Isolation (dti) Bounded Single Photon Avalanche Diode (spad) On A Silicon On Insulator (soi) Substrate Rae; Bruce [STMicroelectronics (Research & Development) Limited] Deep Trench Isolation (dti) Bounded Single Photon Avalanche Diode (spad) On A Silicon On Insulator (soi) Substrate Rae; Bruce [STMicroelectronics (Research & Development) Limited]](https://uspto.report/patent/app/20190097075/US20190097075A1-20190328-D00000.png)
Deep Trench Isolation (dti) Bounded Single Photon Avalanche Diode (spad) On A Silicon On Insulator (soi) Substrate Rae; Bruce [STMicroelectronics (Research & Development) Limited]
![PDF] Fabrication of keyhole-free ultra-deep high-aspect-ratio isolation trench and its applications | Semantic Scholar PDF] Fabrication of keyhole-free ultra-deep high-aspect-ratio isolation trench and its applications | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/431de1bddc93bdc21c9935a6195d0844f4213ab3/2-Figure1-1.png)